Abstract-Fabrication of FinFETs using bulk CMOS instead of silicon on insulator (SOI) technology is of utmost interest as it reduces the process costs. Using well-calibrated device models and 3-D mixed mode simulations, we show that bulk FinFETs can be optimized with identical performances as that of SOI FinFETs. Optimized bulk FinFETs are compared with the corresponding SOI FinFETs for a range of technology nodes using an extensive simulation and design methodology. Further, we extend the concept of body doping in bulk FinFETs to the case of lightly doped fins unlike the heavily doped fin cases reported earlier. The optimum body doping required for bulk FinFETs, and its multiple advantages are also systematically evaluated. We also show that device parasitics play a crucial role in the optimization of nanoscale bulk FinFETs.
I. INTRODUCTION

F
INFETS [1] are the most promising candidates for the future ultrashort channel transistors owing to their superior scalability over the conventional planar transistors. Conventionally, FinFETs are fabricated on the SOI substrates [2] , [3] . However, SOI wafers have disadvantages with respect to their self-heating issues, cost, defect density, etc., when compared to the bulk Si substrates [4] . Bulk Si wafers, in addition to eliminating most of the disadvantages with SOI, are compatible with the existing planar CMOS process technologies, which is an important consideration. The bulk FinFET technologies were first reported a few years ago and most of the published literature [5] - [8] on bulk FinFETs is mainly on the optimization of the individual device level dc characteristics. Also, there are reports of fully integrated static random access memory (SRAM) cells using bulk FinFETs [9] . Structurally bulk FinFETs and SOI FinFETs are similar except for the fact that bulk FinFETs use an isolation oxide layer (SiO 2 ) (T ins ) between the gate electrode bottom and the bulk Si surface to avoid gate electrode contacting the Si wafer (as shown schematically in Fig. 1 ). Most of the bulk FinFET processes reported using a large isolation oxide to reduce the parasitics. However, this will cause a significant portion of the actual fin height not to be available for the effective de- vice width (W eff ). Also, most of the reported bulk FinFETs use a heavy fin doping to control the OFF-state leakage, which causes a significant mobility degradation.
In this paper, we present the optimization aspects of bulk Fin-FET structures and also report a comparison of the SOI FinFETs with the bulk FinFETs for the first time, using extensive 3-D device as well as circuit simulations. The paper is organized in four sections. In Section II, we discuss the technology computer aided design (TCAD) tool calibration and the verification of the same by matching the experimental and simulation results. In Section III, we discuss the effect of different possible fin doping profiles to get the best device performance. In Section IV, we discuss the optimization of T ins from the dc performance perspective. In Section V, we compare the transient performance of SOI and bulk FinFETs.
II. TCAD TOOL CALIBRATION
For FinFET simulations, the TCAD tools need to be properly calibrated as current flow in actual FinFETs will be dominated by 1 1 0 plane. Also, the default contact resisitvity and mobility values are to be fine-tuned to match with that of the actual experimental data. So the calibration of the TCAD tool has been done by matching both the ac and the dc characteristics of fabricated FinFETs [10] , [11] with that of the simulated devices. The contact resisitvity value chosen for the simulations is 1.45 × 10 −7 Ω · cm 2 . Calibrated drift-diffusion models are used for all the technology nodes [12] . For the mobility, we have used the "Lombardi" model with calibrated TABLE I  DIMENSIONS USED FOR 3-D BULK FINFET SIMULATIONS model parameters. The matching has been mainly achieved by tuning the contact resisitvity and mobility values. From the calibration exercise, we find that with the tuned parameters, the ON current is considerably lower than the case when default model parameters were used. This clearly shows that proper calibration of the TCAD model parameters is very essential for meaningful FinFET simulations. Also, it was found that tuning does not affect the subthreshold behavior as only the mobility and contact resisitvity are used for matching the experimental and the simulation results. We use the calibrated model parameters for all the TCAD FinFET simulations reported in this paper. To further verify the validity of our TCAD tuning approach, we have simulated a 13-stage FinFET-based ring oscillator, using the lookup table (LUT) approach [14] by using the ac and dc data generated from the calibrated TCAD tool set. Here the same device dimensions as that of the fabricated device were used. For this study, all the device level parasitics are captured in the calibrated simulations where as the parasitics due to layouts were extracted and added to the LUT via postprocessing. The value of the extracted parasitic resistance was 390 Ω and that of parasitic capacitance was 0.01 fF, as extracted from the layout data for inverters. The exact matching of the stage delay of the simulation and experimental results further validates the calibration of the TCAD tool set.
III. DC DEVICE SIMULATIONS
The 3-D perspective view of the bulk FinFET simulation is shown in Fig. 1 . To meet the requirements of international technology roadmap for semiconductors (ITRS), 3-D simulations have been performed for a wide range of proposed technology nodes (see Table I ) with proportionate device dimensions and work function values [13] . Sufficient mesh refinements were applied to the fin region and the inversion layer regions to capture the inversion layer quantization. The corner effects in these devices are appropriately taken care of by implementing the corner rounding approaches [15] . In the bulk FinFETs, ensure that a portion of the fin at the bottom is not under the gate control and is covered by an isolation oxide (T ins ). We use the term "upper fin" to represent the fin region which is actually controlled by the gate and "lower fin" to represent the fin region which is covered by the T ins . The proposed bulk FinFET structures [6] - [8] use a heavily doped upper fin/channel doping and a heavier lower fin doping to control the short-channel effects (SCEs). This corresponds to the profile case (i) as shown in Fig. 2(b) . However, this results in a channel mobility degradation causing a lower I ON /I OFF ratio. We study the effect due to modified doping profiles (ii) and (iii) and compare their advantages over profile (i), shown in Fig. 2(a) . In case (ii) we use undoped/moderately doped channel with a heavier doping in the lower fin region. In case (iii), we use undoped/moderately doped channel with the heavier doping in the lower fin region that is extended deeper into the bulk. From Fig. 2(b) , we can see that too low a value of body doping (i.e. profile (ii) in the lower fin region) leads to an increased I OFF owing to punch through. Also, we can see that the doping profiles (ii) and (iii) give better I OFF when compared to the conventional doping profiles. Note that in both the cases, the heavier doping in the lower fin region is lower compared to what has been reported [6] . As has been shown, the conventional profiles give rise to a higher I OFF value due to the band-to-band-tunneling (BTBT) currents owing to their heavier doping concentrations. Also, it is clear that case (iii) is superior to all other doping profiles as it gives the lowest I OFF among all the cases considered. Further, one can notice that we get almost a factor of 2 increase in I ON with the optimized doping profiles. Therefore, this paper establishes that one can use undoped/lightly doped fins with bulk FinFET technologies, still keeping the SCE under control by using a heavier body doping. However, an increase in body doping concentration does not give a higher I ON /I OFF ratio, contrary to what is expected. This is because initially when we increase the body doping, I OFF decreases exponentially (although I ON also decreases linearly). But for too high values of body doping (such as above 10 18 /cm 3 ), the I OFF shows a reverse trend. This is because of the enhanced BTBT currents owing to heavy S/D doping (10 20 /cm 3 ). Hence, the body doping needs to be optimally chosen to get the best I ON /I OFF ratio as shown in Fig. 3(b) . From our extensive simulations, we identify this optimum doping value to be approximately 1 × 10 18 cm −3 . Fig. 3(a) shows the corresponding variation in drain-induced barrier lowering (DIBL) and subthreshold swing with body doping levels. Simulations have been done for a range of technology nodes from 65 to 22 nm. Simulations show that with the optimal body doping, I OFF of the bulk FinFET can be made comparable to that of the SOI FinFETs even with undoped fins (see Fig. 4 ) making the bulk FinFET technology a strong candidate for the future scaled CMOS nodes.
IV. OPTIMIZATION OF THE ISOLATION OXIDE THICKNESS (T INS )
In the literature, we find that the T ins is kept thick enough to avoid the parasitic inversion channel formation in the bulk underneath the gate region. However, increasing the T ins causes a significant portion of the fin height not to be available for effective device width (W eff ). For a given total fin height (H fin ), this will cause a significant performance degradation in bulk FinFETs, when compared to the SOI FinFETs. We studied in this paper the effect of T ins on dc and transient performance of bulk FinFETs. By using a heavy body doping region in the bulk Si just underneath the fin, one can prevent inversion region formation, even when the T ins thickness is decreased to about 20 nm. Fig. 5 shows the variation in total I OFF with T ins for an undoped and body doped bulk FinFETs. If no body doping is applied, I OFF will increase for a decrease in the T ins thickness. This is due to the parasitic channel formation in the bulk Si just underneath the gate region. Further, I OFF also shows an increase for large T ins values. This is due to the fact that when T ins thickness is high, the field lines from the bottom portion of the gate electrode terminate on the lower fin region causing the subchannel leakage to increase. This has been verified by plotting the electric field values at different depths along the "lower fin" direction as a function of T ins . This confirms that for very large T ins thickness, electric field in the lower fin region increases significantly contributing to an additional leakage component. However, with a heavier body doping, I OFF essentially remains constant for a broader range of T ins values. This means that we can have a smaller value for the T ins , allowing for the best use of total fin height for optimization of the effective device width. However, the lower limit of T ins will come from the additional parasitics due to the parallel plate capacitance contributed by the T ins thickness, which increases with the decrease in T ins value. From simulations we find that the minimum value for T ins without significantly affecting the transient delay is approximately 20 nm.
In Fig. 6 , different parasitic capacitance components are schematically represented that must be taken into account while optimizing the T ins thickness. All these capacitance values have been extracted through detailed TCAD simulations. The various parasitic capacitance components are (1) C of , the outer fringe capacitance, which is due to the field lines terminating in the S/D regions and bulk from the vertical side walls of the gate electrode [see Fig. 6 (a)], (2) C par , the parallel plate capacitance, which is due to the field lines terminating from the lower face of the gate electrode and terminating on the top bulk Si surface, and (3) C if , the inner fringe capacitance, which is due to the field lines originating from the lower face of the gate electrode and terminating in the lower fin region [see Fig. 6(b) ]. When T ins is very small, C par will be higher compared to the C if . But when the T ins thickness becomes larger, C if will increase as more field lines from the bottom of the gate electrode diverge out to the lower fin portion. Fig. 7 shows, the variation of these capacitance parasitics with T ins . As expected, C if increases linearly with the T ins value. Sum of C of and C par will decrease logarithmically and saturate to a constant value.
V. BULK AND SOI FINFET INVERTER 3-D TRANSIENT SIMULATIONS
Till date, all the reports on bulk FinFETs were on their dc performance metrics. We have done the full 3-D Mixed Mode inverter level simulations for equivalent bulk and SOI FinFETs. Here each inverter is assumed to drive an identical inverter, so that the fan out of the stage is unity. For this case, we have maintained a constant W eff (effective width) of the bulk and SOI devices by making the actual fin height of the bulk devices taller (by the factor T ins ) compared to that of the SOI FinFETs. This was required since, for any meaningful comparison of the transient performance of the two, we need to keep the iso-I ON condition. To accurately compare the transient results of the bulk and SOI FinFET-based inverters, one needs to ensure that the I d − V g of the devices (both PMOS and NMOS) are matched. This is required because, even if the I OFF , sub-threshold slope (SS), DIBL, etc., are all matched, a slight change in the I ON can give erroneous delay values. This is essential since the purpose of this part of the study is to understand the parasitics in bulk FinFETs. With this objective in mind, we did a perfect matching of the I d − V g of all four devices used in the inverter mixed mode simulations. From 3-D mixed mode transient simulations, we find that the delay difference between SOI and bulk FinFETs is <5% for sufficiently large fin heights. This is in sharp contrast to the conventional notion that SOI devices have a 30% speed advantage at the device level compared to their planar CMOS counterparts [16] . The reason for the diminishing SOI advantage in FinFETs is the vertical nature of the fins. In FinFETs since the W eff is essentially contributed by the fin height, the S/D junction capacitance is considerably reduced even for the bulk FinFETs, unlike their planar counterparts. In planar MOSFETs, the S/D junction capacitances are given by the expression
where W j and L j are the width and length of the S/D junctions, respectively, C j is the bottom junction capacitance (in contact with the bulk region), and C jsw is the side-wall perimeter related capacitance. For the FinFETs, the contribution from the bottom to the junction capacitance (C jn ) is minimal, even for the bulk FinFETs. We have performed these simulations for a range of fin aspect ratios ranging from 1 to 5 and found improved performance for higher values of the aspect ratio, as expected. The results are shown in Fig. 8(a) . For lower fin aspect ratios, the fraction of the W eff contacting the Si bottom region increases, thus causing a reduction in the performance advantage for bulk FinFETs. This clearly shows that it is the vertical nature of the fin that is responsible for the observed performance advantage in bulk FinFETs. In order to gain a further insight into the bulk FinFET optimization, we did a simple layout-based calculation as follows. Say, for a W eff of bulk FinFET that is 130 nm, given by 2H fin + W fin , the equivalent planar transistor width would be 130 nm. The FinFET and the corresponding planar transistor S/D layout/footprint are shown in Fig. 9 . From the planar transistor layout, one can calculate the S/D junction area as A pl = 123 nm × 130 nm = 15 990 nm 2 . For the case of bulk FinFET, with an equivalent W eff , as per the layout provided in Fig. 9 , the area of S/D will be A ff = area under thin fin region + area underthe wider fin region = (48 × 10) + (75 × 50) = 4230 nm 2 . Therefore, the ratio of the S/D junction area of FinFET to that of equivalent planar FET (i.e., A ff /A pl ) will be roughly 0.26, corresponding to an approximately 75% decrease in the junction capacitance between the planar and the FinFET layouts. This layout rule-based calculation, in addition to the advanced 3-D device/circuit simulations for FinFETs presented in this paper, show that it is the vertical nature of the fin that is responsible for the improved transient performance observed in bulk FinFETs.
We have also repeated these simulations for the case, where the total fin height is kept constant for both the bulk and SOI FinFETs. This would mean that, for a given value of fin height, the W eff per fin in the case of bulk FinFETs will be lower compared to the SOI FinFETs, due to the isolation oxide thickness T ins at the bottom of the fin. Here the delays of the two types of FinFETs are compared for a wide range of total iso-effective width (W eff ) values. For this case, both SOI and bulk FinFETs are assumed to have an H fin = 55 nm and W fin = 10 nm so that W eff = 120 nm. Then, we compare the delays of both types of FinFETs for various total values of W eff (i.e., 120, 240, 360 nm, etc.). Note that, in order to achieve a constant total iso-W eff , one needs a larger number of fins for the case of bulk FinFETs as compared to the SOI FinFETs. This is because of the lower W eff per fin available in the case of bulk FinFETs due to T ins . This would mean that, in order to achieve an effective total device width with bulk FinFETs, one would need a larger number of fins, and hence a larger layout area. This is expected, since the fin height is kept constant for this case for both the bulk and SOI FinFETs. Fig. 8(b) shows the delay comparison of SOI and bulk FinFETs with iso-W eff condition. Here the delay of the bulk FinFET is slightly deteriorated from that of SOI case, unlike the result shown in Fig. 8(a) . The reason for the degradation in the delay is due to the additional parasitics owing to the increased number of fins in the bulk FinFET case, to meet the iso-W eff condition. Most of the additional parasitics (due to increased number of fins) come from the additional running of the gate metal in the pitch region between the two fins [17] . In this study, the fin pitch has been assumed to be 150 nm to meet the ITRS specifications. This is because the gate thickness (T g ) has to be at least twice the channel length (i.e., T g ∼ 60 nm for 32-nm-node) and we need to accommodate minimum of 2T g between the fins. Hence the pitch is assumed to be 150 nm. From the simulation study it can be concluded that, in a more realistic situation, where we need to use additional number of fins to get the same W eff , parasitics are expected to affect the delay by about 10%-15% in the case bulk FinFETs.
VI. CONCLUSION
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